

Europäisches Patentamt European Patent Office Office européen des brevets



(11) **EP 1 288 721 A2**

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 05.03.2003 Bulletin 2003/10

(51) Int CI.7: G03F 7/20

(21) Application number: 02102074.8

(22) Date of filing: 30.07.2002

(84) Designated Contracting States:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
IE IT LI LU MC NL PT SE SK TR
Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 01.09.2001 GB 1212174

(71) Applicant: Zarlink Semiconductor Limited Swindon, Wiltshire SN2 2QW (GB)

(72) Inventors:

Martin, Brian
 Plymouth, Devon PL6 6LQ (GB)

- PERRING, John
 Plymouth, Devon PL9 7BL (GB)
- Shannon, John
 Plymouth, Devon PL7 1SJ (GB)
- (74) Representative: Asquith, Julian Peter Marks & Clerk, Nash Court, Oxford Business Park South Oxfordshire OX4 2RU (GB)

(54) Photolithography with multiple level substrate

(57) A method is provided for performing photolithography on a substrate which has a first region on a lower level and a second region on an upper level, wherein a first pattern area exists within said first region, a second pattern area exists within said second region, and at least said first and second regions are coated with a photoresist, the method comprising:

a) exposing the photoresist through a first mask so as to expose said first region including said first pat-

tern area, and thus create a first pattern in said first pattern area, but not expose said second pattern area; and

b) exposing the photoresist through a second mask so as to expose said second pattern area, and thus create a second pattern in said second pattern area, but not expose said first pattern area, and also to expose an area of said first region which lies adjacent said second region.




Figure 1

10

20

25

35

45

Description

[0001] The invention relates to photolithography on a substrate having more than one level.

1

[0002] By way of background explanation, in photolithography techniques features are printed by passing light through a "reticle", which acts as a mask and is typically formed from glass printed with chrome patterns. In order to print lines the reticle is provided with slits which allow the light to pass through onto the photoresist (a photosensitive layer used to coat silicon in photolithography techniques).

[0003] It may be necessary to define patterns on two different levels of circuit topography, in microelectronics or MEMS (micro electrical mechanical systems) circuits, by optical lithography in cases where upper and lower resist images have to be equal in linewidth and resist profile. The lower resist image may be formed in a recessed area of the wafer.

[0004] Some lithography applications in microelectronic or MEMS circuits require patterns, whose linewidth and resist shapes have to be closely matched to ensure correct circuit operation, to be defined on different circuit levels as defined by underlying processing. The cross-sectional contour of such a part-processed wafer, usually Silicon but the technique described here can be applied to any substrate, is often described as circuit topography

The difficulty of processing such demanding requirements accurately is that the defining optical system. usually a monochromatic reduction lens at 436 or 365 nm wavelength, has a depth-of-focus (DOF) of about 2 micron in which linewidth and profile of the developed resist image can be controlled. Therefore when circuit topography is of the same order as the DOF or greater, resist patterns cannot be adequately controlled resulting in inaccurate linewidths in the etched patterns. Indeed, both linewidth and shape of the resist image contribute towards the etched linewidth.

[0006] Additionally, the resist may be coated thicker over the lower patterns, which can be placed in a recess, thus leading to difficulties in completely clearing the developed resist within the patterned area and at the edges of the recess. Typical linewidth in the applications tested was between 1 and 2 micron.

[0007] Preliminary tests are briefly described here in order to illustrate difficulties and thus confirm why simpler techniques are unsuitable. The difference between upper and lower patterning levels here is 2 micron.

i). The first approach was to use a thick resist of the order of 4 micron. In general, the resist planarises over circuit topography so a thick resist is better suited to defining patterns on two circuit levels with a single exposure. Inspection by electron microscopy (SEM) showed that when patterns on the upper level were clearly developed and correctly exposed, the lower patterns exhibited resist scumming. Increasing develop time had no effect on residues.

- ii). We also tried using an alternative resist which has better conformality over circuit topography so that the difference between coated resist thickness over each set of patterns is reduced. The characteristics of coating over a step are that the resist will be thicker at the edges of the recess in which the lower patterns are sited. In this case, when upper patterns were exposed to size, the lower patterns in their recess exhibited residues only around the edges of the recess.
- iii). The next approach to obtaining clear development in the lower patterns with the same resist was to use a double puddle develop process. Puddle development is known and entails covering a wafer with developer and allowing it to be static for times of about 45 seconds until the developer is depleted. In double puddle development, which can have advantages in thick resist applications, a second charge of developer is applied after spinning off the first. In this test some undeveloped resist was still visible in the lower patterns but the double develop technique was maintained in subsequent tests.
- iv). The limitations of the preliminary tests above using a resist of good conformality are that:
 - a) When the upper patterns are correctly defined the lower patterns exhibit scumming even with double develop.
 - b) The patterns are defined with a single mask and single exposure, so that linewidths cannot be matched.

[0008] According to the invention there is provided a method of performing photolithography and a pair of masks for use in such a method, as set out in the accompanying claims.

[0009] It will be appreciated that the method results in the edge of any recessed area receiving a double exposure, thus ensuring that the resist is properly cleared in this area.

An embodiment of the invention will now be de-[0010] scribed, by way of example only, with reference to the accompanying figure, which is a schematic illustration of two patterned areas on a multi-level wafer.

[0011] Referring to the figure, a wafer substrate is provided with two pattern areas 2 and 4. Pattern area 2 lies within a recess 6, and is thus at a lower level than pattern area 4.

The substrate is coated with a photoresist, [0012] which tends to be thicker at the edges of the recessed area 6, at the bottom of the step between the upper and lower levels.

The photoresist is exposed in two stages. In r00131 the first stage, a pattern is created on pattern area 2 (by

5

10

15

30

45

50

55

exposing pattern area 2 through a reticle), while pattern area 4 is masked. This is done using a first mask (not shown). In the second stage, a pattern is created on pattern area 4 (by exposing pattern area 4 through a reticle), while pattern area 2 is masked. This is done using a second mask (not shown).

[0014] The second mask is provided with a "patch" which masks pattern area 2. However, although the patch covers pattern area 2, it does not cover the whole of recessed area 6.

[0015] Dotted line 8 illustrates schematically the area covered by the patch. In fact, the patch only extends about 5 microns beyond the edges of the pattern area 2. The result is that the edge of the recessed area 6, which lies outside of the patched area 8, receives a double exposure, which ensures that the resist is properly cleared in this area.

[0016] It should be appreciated that there may be any number of upper and lower pattern areas on the substrate, but only two are shown in the accompanying figure for clarity.

[0017] It will thus be seen that the technique described here uses two masks to define the upper and lower layers in separate exposure operations. In this embodiment (which is suitable for manufacturing an infra red detector) there is a need to create identical patterns on upper and lower levels. The masks for this embodiment are identical in all but two important respects. The mask used to define the upper patterns has protective chrome patches over all the lower patterns and, likewise, the mask used to define the lower patterns has similar chrome patches over all the upper patterned areas. The size of the chrome patches extends beyond the edges of the patterns which they protect by only 5 micron (at the wafer scale) on each side.

[0018] Therefore, when the masks are applied sequentially, upper and lower patterns receive a single exposure but the recess surrounding the lower patterns receives a double exposure thus ensuring complete resist clearance during double development. Other nonpatterned circuit areas will harmlessly also receive a double exposure. The exposures and focus settings used for each mask can be different thus ensuring correct linewidths and profiles in the developed resist images.

[0019] In this embodiment, wafers were coated with 1.8 micron of the chosen resist and exposed at 365 nm wavelength with the mask pair in turn. No importance is attached to whether upper or lower patterns are defined first. The upper patterns were exposed at 250 mJ and zero focus whereas the lower were exposed at 230 mJ and with a 2.0 micron focus offset. Wafers were then developed using the double puddle process.

[0020] This embodiment allows patterns to be defined on different circuit topography where linewidths have to be matched. The pair of masks allow separate exposure and focus conditions and double exposure of the troublesome recess around the lower patterned area where

the resist tends to be thicker as it covers topography. Different types of resist can be used, and the double develop process is optional.

Claims

- A method of performing photolithography on a substrate which has a first region on a lower level and a second region on an upper level, wherein a first pattern area exists within said first region, a second pattern area exists within said second region, and at least said first and second regions are coated with a photoresist, the method comprising:
 - a) exposing the photoresist through a first mask so as to expose said first region including said first pattern area, and thus create a first pattern in said first pattern area, but not expose said second pattern area; and
 - b) exposing the photoresist through a second mask so as to expose said second pattern area, and thus create a second pattern in said second pattern area, but not expose said first pattern area, and also to expose an area of said first region which lies adjacent said second region.
- A method as claimed in claim 1, wherein step (b) is carried out before step (a).
- A method as claimed in claim 1 or 2, wherein said first region is a recessed region which lies within said second region.
- 35 4. A method as claimed in claim 3, wherein said area of said first region which is exposed in step (b) is a boundary area which lies around the edges of said first region.

- 40 5. A method as claimed in any preceding claim, wherein said first and second patterns are identical, or substantially identical.
 - A method as claimed in any preceding claim, wherein said upper and lower levels are separated by about 2 microns.
 - A method as claimed in any preceding claim, wherein in step (a) said first mask covers the whole of said second region.
 - A method as claimed in any preceding claim, wherein said first and second masks are the same mask, provided with patches in different positions.
 - 9. A pair of masks for use in any one of claims 1 to 7, wherein:

a first mask of said pair contains a patterned area for exposing said first pattern area, and an opaque region arranged to cover at least said second pattern area at the same time; and the second mask of said pair contains a second patterned area for exposing said second pattern area, and an opaque region arranged to cover at least said first pattern area at the same time.




Figure 1

THIS PAGE BLANK (USF	PTO)	

ر سا



Europäisches Patentamt European Patent Office Office européen des brevets



(11) **EP 1 288 721 A3**

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 17.09.2003 Bulletin 2003/38

(51) Int CI.7: **G03F 7/20**, G03F 1/14, H01L 21/027

(43) Date of publication A2: 05.03.2003 Bulletin 2003/10

(21) Application number: 02102074.8

(22) Date of filing: 30.07.2002

(84) Designated Contracting States:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
IE IT LI LU MC NL PT SE SK TR
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 01.09.2001 GB 1212174

(71) Applicant: Zarlink Semiconductor Limited Swindon, Wiltshire SN2 2QW (GB)

(72) Inventors:

Martin, Brian
 Plymouth, Devon PL6 6LQ (GB)

- PERRING, John Plymouth, Devon PL9 7BL (GB)
- Shannon, John Plymouth, Devon PL7 1SJ (GB)
- (74) Representative: Asquith, Julian Peter Marks & Clerk, Nash Court, Oxford Business Park South Oxfordshire OX4 2RU (GB)

(54) Photolithography with multiple level substrate

- (57) A method is provided for performing photolithography on a substrate which has a first region on a lower level and a second region on an upper level, wherein a first pattern area exists within said first region, a second pattern area exists within said second region, and at least said first and second regions are coated with a photoresist, the method comprising:
 - a) exposing the photoresist through a first mask so as to expose said first region including said first pattern area, and thus create a first pattern in said first pattern area, but not expose said second pattern area; and
 - b) exposing the photoresist through a second mask so as to expose said second pattern area, and thus create a second pattern in said second pattern area, but not expose said first pattern area, and also to expose an area of said first region which lies adjacent said second region.




Figure 1



EUROPEAN SEARCH REPORT

Application Number

EP 02 10 2074

ategory	DOCUMENTS CONSIDER Citation of document with indice of relevant passages	ation, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CI.7)
· · · · · · · · · · · · · · · · · · ·	EP 0 601 887 A (SAMSULTD) 15 June 1994 (19 * abstract * * column 2, line 31 - * column 4, line 31 - * column 5, line 37 - * column 9, line 20 - * figures 6A-6D,7A-70 * claims 1,6,7 *	NG ELECTRONICS CO 194-06-15) - line 58 * - line 40 * - column 6, line 31 * - line 41 *	1-8	G03F7/20 G03F1/14 H01L21/027
Y	US 6 251 564 B1 (LIN 26 June 2001 (2001-00 * abstract * * column 1, line 50 * column 2, line 21 * column 2, line 55 * claim 1 *	6-26) - column 2, line 4 * - line 30 * - line 61 *	1-8	
X	* column 2, line 21 * column 2, line 55	- line 30 * - line 61 *	9	
Y	US 5 702 868 A (KEDE 30 December 1997 (19 * abstract; figures * column 9, line 22 US 5 134 058 A (HAN	197-12-30) 10,11 * - column 10, line 12	7,8	TECHNICAL FIELDS SEARCHED (Int.Cl.7) G03F H01L
A	28 July 1992 (1992-6)7 - 28)		
	The present search report has b	peen drawn up for all claims Date of completion of the sear	ch l	Examiner
-	Place of search	24 July 2003		lagner, T
POFOHM 1503 US 42 (Potou)	MUNICH CATEGORY OF CITED DOCUMENTS particularly relevant it taken alone particularly relevant if combined with another particularly relevant if combined with another particularly relevant if combined with another particularly relevant in combined with a comb	T : theory or pt E : earlier pate after the fall ber D : document	nnciple underlying ant document, but p ng date cited in the applica	the invention sublished on, or tion
FORM 15	document of the same category technological background non-written disclosure intermediate document	<u> </u>	the same patent for	amily, corresponding

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 02 10 2074

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

24-07-2003

CN 1089370 A ,B 13-07-199 DE 69303585 D1 14-08-199 EP 0601887 A1 15-06-199 JP 3355239 B2 09-12-200 JP 6318541 A 15-11-199 US 5413898 A 09-05-199 US 5702868 A 30-12-1997 WO 9424610 A1 27-10-199 US 5134058 A 28-07-1992 KR 9308139 B1 26-08-199 DE 4103565 A1 05-03-199 FR 2666449 A1 06-03-199 GB 2247535 A 04-03-199		Patent docume cited in search re		Publication date		Patent family member(s)	Publication date
US 5702868 A 30-12-1997 WO 9424610 A1 27-10-199 US 5134058 A 28-07-1992 KR 9308139 B1 26-08-199 DE 4103565 A1 05-03-199 FR 2666449 A1 06-03-199 GB 2247535 A 04-03-199	EP	0601887	A	15-06-1994	CN DE EP JP JP	1089370 A ,B 69303585 D1 0601887 A1 3355239 B2 6318541 A	28-07-199 13-07-199 14-08-199 15-06-199 09-12-200 15-11-199 09-05-199
US 5134058 A 28-07-1992 KR 9308139 B1 26-08-199 DE 4103565 A1 05-03-199 FR 2666449 A1 06-03-199 GB 2247535 A 04-03-199	US	6251564	В1	26-06-2001	NONE		
DE 4103565 A1 05-03-199 FR 2666449 A1 06-03-199 GB 2247535 A 04-03-199	บร	5702868	Α	30-12-1997	WO	9424610 A1	27-10-199
	US	5134058	А	28-07-1992	DE FR GB IT	4103565 A1 2666449 A1 2247535 A 1250086 B	26-08-199 05-03-199 06-03-199 04-03-199 30-03-199 16-04-199
					GB IT	2247535 A 1250086 B	04-03-19 30-03-19
nore details about this annex : see Official Journal of the European Patent Office, No. 12/82							

	*
THIS PAGE BLANK (USPTO)	